Close Menu. Welcome to EDAboard. To participate you need to register. Registration is free. Click here to register now. Register Log in. Forums Analog Design Power Electronics. JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding. You are using an out of date browser. It may not display this or other websites correctly. You should upgrade or use an alternative browser. Stumped with buck converter simulation Pspice.
Thread starter dracarys99 Start date Mar 6, However, there is something going wrong in my Pspice simulation. The bode plots aren't matching at all, and even the bias points are wrong!
The circuit is not wrong I think, because this works with any other buck circuit values giving the correct bias points and bode plots also. I am sure you know C is in Farads. The attached shows that with your spec, you are in DCM with uH or According to my calculated control-to-ouptut transfer function,.
Click to expand Buck control to output. Last edited by a moderator: Mar 6, FvM Super Moderator Staff member. Would you mind to explain where you got the behavioral converter model?
At the end of the tutorial you are provided with an exercise to do it by yourself, and in the next tutorials I will assume that you have done those exercises and I will not explain the concept regarding them. A buck converter is the one which converts the DC voltage level of an input source to a lower value and shift the current level of the source to a higher value at the output. A simple circuit diagram of a buck converter is shown in the figure below,.
The switch in the circuit is the main component and it controls the voltage level at the output, and the on and off states of the switch are shown in the figure below,. The boost converter is another type of a DC level converter which is opposite to that of the buck converter i. More the cap value, the more time it will take for the output to ramp up. Change the value of capacitor attached to the SS pin to 2 nF and simulate the test-bench.
Overlap the two outputs obtained. You will see the output as seen in Figure 5. The green probe is for the SS cap value 20 nF and red probe for 2 nF. Figure 5 Variation in output caused by soft-start capacitor value changes. The frequency value is set by connecting an external resistor to the FREQ pin. The switching frequency to resistor value relation is given by the following equation:. From the simulation, currently, the switching frequency observed is Now, change the value of R45 to 80 k and observe that the resultant frequency is Terms of Use Privacy.
0コメント